Secure Cascade Channel Synthesis

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An efficient secure channel coding scheme based on polar codes

In this paper, we propose a new framework for joint encryption encoding scheme based on polar codes, namely efficient and secure joint secret key encryption channel coding scheme. The issue of using new coding structure, i.e. polar codes in Rao-Nam (RN) like schemes is addressed. Cryptanalysis methods show that the proposed scheme has an acceptable level of security with a relatively smaller ke...

متن کامل

Cascade reactions in total synthesis.

The design and implementation of cascade reactions is a challenging facet of organic chemistry, yet one that can impart striking novelty, elegance, and efficiency to synthetic strategies. The application of cascade reactions to natural products synthesis represents a particularly demanding task, but the results can be both stunning and instructive. This Review highlights selected examples of ca...

متن کامل

Secure Implementation of Channel Abstractions

Communication in distributed systems often relies on useful abstractions such as channels, remote procedure calls, and remote method invocations. The implementations of these abstractions sometimes provide security properties, in particular through encryption. In this paper we study those security properties, focusing on channel abstractions. We introduce a simple high-level language that inclu...

متن کامل

Synthesis of Secure Systems

This thesis concerns the study, the development and the synthesis of mechanisms forensuring the security of complex systems, i.e., systems composed by several interactivecomponents.A complex system under analysis is described as an open system, in which a certaincomponent has an unspecified behavior (not fixed in advance). Regardless of the unspec-ified behavior, the system ...

متن کامل

Secure Logic Synthesis

This paper describes the synthesis of dynamic differential logic to increase the resistance of FPGAs against Differential Power Analysis. Compared with an existing technique, it saves more than a factor 2 in slice utilization. Experimental results indicate that a secure version of the AES algorithm can now be implemented with a mere doubling of the slice utilization when compared with a normal ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Information Theory

سال: 2016

ISSN: 0018-9448,1557-9654

DOI: 10.1109/tit.2016.2588499